Espressif - RISC-V family

From CPU Graveyard - Dieshots

Espressif

Manufacturers > Espressif > RISC-V family

RISC-V family summary
Type: CPU
Original designer: UC Berkeley
Common manufacturer(s): GigaDevice,  SiFive,  Espressif
Date: 2010
Bit-width: 32-bit, 64-bit, 128-bit
Architecture: RISC-V
Website: unknown website (wikipedia article)
edit summary


Pages


Retrieved from "https://happytrees.org/sites/dieshots-mediawiki-1.35.4/index.php?title=Espressif_-_RISC-V_family&oldid=15996"