Template:Family-summary/RISC-V

From CPU Grave Yard
RISC-V family summary
Type:
Original designer: UC Berkeley
Common manufacturer(s): GigaDevice,  SiFive,  Expressif
Date: 2010
Bit-width: 32-bit, 64-bit, 128-bit
Architecture:
Website: unknown website (wikipedia article)


Retrieved from "https://happytrees.org/sites/chips-mw-1.39.0/index.php?title=Template:Family-summary/RISC-V&oldid=5207"